Abstract
INTRODUCTION
Traditionally, ICs have been designed with dedicated point-to-point connections, with one wire dedicated to each signal. Now with new developments in chip manufacturing technologies several Intellectual Property (I.P.) blocks such as processor cores, memories, dedicated hardware can be built on single chip with high increase in computation performance. For such rising computation performance the communication bandwidth requirement also increases with same rate. [1] [3] The traditional bus based system is not suitable for communication, among these increasing onchip resources. The wires occupy much of the area of the chip and wiring delays are becoming dominant over gate delays. [4] [5] . Networks are generally preferable to such buses because they have higher bandwidth and support multiple concurrent communications. [6] Network-on-Chip (NoC) is an approach to designing the communication subsystem IP-cores in a System-on-Chip (SoC). NoC applies networking theory and methods to on-chip communication and brings notable improvements over conventional bus and crossbar interconnections. NoC improves the scalability of SoCs. Network-on-Chip (NoC) is an emerging paradigm for communications within large VLSI systems implemented on a single silicon chip. Network-onChip is spreading rapidly with the development of new architectures and new efficient routing techniques.
Although NoCs borrows the concepts and techniques from the well-established domain of computer networking, it is impractical to blindly reuse features of classical computer networks. With NoC-[i] It is possible to take advantage of part of the technology developed for packet switched networks in the field of communication theory and computer networks, adapting those concepts to the particular constraints of on chip interconnection.
[ii] It is possible to achieve a very high grade of flexibility.
[iii] It is possible to make design modular by extensive use of parameterized independent functional blocks.
[iv] Functional blocks can be reconfigured by mutually connecting them in different manners in order to create particular topology needed for a given application.
[v] It is possible to easily integrate IP cores developed by different people or companies, provided that this modules share a common interface for communication with the external environment.
[ 
CDMA Technique
CDMA is a spread spectrum technique that uses a set of orthogonal codes to encode the input sequence from different sources before transmission. The encoded data from different senders are added together for transmission without interfering with each other, which is achieved by the orthogonal property of spreading code. The orthogonal property means normalized autocorrelation and cross correlation values of spreading codes are 1 and 0 respectively. Auto correlation of spreading codes refers to the sum of the product of codeword with itself whereas cross correlation refers to the sum of product of two different codewords.
At the receiving end the data can be decoded from received sum signals by multiplying the received signals with spreading codes used for encoding. This is possible because of the orthogonal property of spreading codes. 
CDMA Router Architecture
The CDMA router using three IP cores is shown in figure 2 .Router architecture consists of six basic functional blocks-FIFO Buffer (BUF), Walsh Code Generator (WCG), Scheduler, Modulator (MOD), Code Adder, and Demodulator (DEMOD). The input packets from different IP Cores are stored in FIFO buffer of depth four. The packet consists of two-bit destination address, two-bit source address and a variable length payload. The two-bit source address is also transmitted to the destination along with the payload.
We have used Walsh code of length four as a spreading code for modulation. Each resource is assigned a fixed source address and corresponding fixed Walsh code as indicated in Table 1 . The all zero Walsh Code is reserved for the condition when there is no data to transmit with the resource. The Walsh code is generated from the source address. The router design is scalable as by selecting the Walsh code of higher length, number of IP cores attached to the router can be increased. 
FIFO Buffer
The input buffering is used in the design. The length of the buffer is equal to the packet size and it is having a depth of four that holds four packets. When clock and enable are at logic high, the complete input packet is shifted to next memory slot. Thus minimum four clocks are required for the packet to come out of the buffer. 
Scheduler
Contention resolution is an important task in router. If two or more resources are sending data to one destination at same time then there is contention for destination. This contention is resolved by assigning priorities to the resources based on different requirements. Since we have implemented the router for three resources there can be contention for destination due to maximum of two resources. The scheduling algorithm is designed by observing different conditions for contention. All the possible conditions for contention are summarized in Table 2 . Figure 4 shows the conceptual diagram of scheduler. The four bit headers from all the resources which include two bit source address and two bit destination address are input to the scheduler. As per the scheduling algorithm, scheduler outputs source addresses and destination addresses to the Walsh Code Generators both at source and destination sides.
Walsh Code Generator
The Walsh code possesses the orthogonal and balance property which is essential for the CDMA communication. The Balance Property of Walsh code indicates equal number of 1's and 0's in the code. Z1 (1) Z1 (2) Z1 ( 
Code Adder
The modulated data bits from all the three resources are added together in code adder. This added data is transmitted to the demodulators of all the three resources simultaneously in parallel. Figure 7 shows the code adder for 1 bit data from all the three resources. Z1 (1) Z2 (1) Z3 (1) Z1 (2) Z2 (2) Z3 (2) Z1 (3) Z2 (3) Z3 (3) S1 (0) S1 (1) S2 (0) S2 (1) S3 (0) S3 (1) SO (0) SO (1) 1 Bit Modulated Data from all three Resources Modulated and A dded O utput for 1 Bit Figure 7 . Code Adder for 1 Bit
Demodulator
The modulated and added data is simultaneously sent to the demodulators of all the three resources. The data intended for particular demodulator is recovered with the help of Walsh Code. The demodulation algorithm is illustrated bellow. The demodulation is carried out in completely parallel manner. The demodulation algorithm given bellow decodes 1 bit of data. The algorithm is used in parallel to decode all the data bits.
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SYNTHESIS RESULTS
The CDMA NoC router architecture was synthesized on Xilinx Virtex4 XC4VLX200 device with the FF1513 package and the -10 speed grade. The functional behavior of CDMA router architecture was verified using Modelsim XE III 6.2 C. Table 4 summarizes the optimal frequency and total delay for various payload sizes. The total delay is distributed in logic and route delay. The delay is constant for variable range of payload. Since the complete communication is in parallel the throughput is computed as (3 Resources) *(Number of payload bits)*(Clock Frequency). [2] The throughput values are obtained in Gbps. Figure 8 shows throughput for different payload sizes. Since overall delay is constant and hence the optimal frequency, throughput is found to be the function of number of payload bits by keeping number of resources constant. Power characteristics Figure 11 . Delay Vs Static Power
CONCLUSION
The proposed CDMA is scalable, modular and reusable which satisfies the basic requirements of NoC. In the proposed CDMA router scheme for NoC it has been observed that delay is constant for various ranges of payloads. The concurrent transmission of data increases overall throughput.
